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Abstract—Memristor networks are capable of low-power and
massive parallel processing and information storage. Moreover,
they have presented the ability to apply for a vast number
of intelligent data analysis applications targeting mobile edge
devices and low power computing. Beyond the memory and
conventional computing architectures, memristors are widely
studied in circuits aiming for increased intelligence that are
suitable to tackle complex problems in a power and area efficient
manner, offering viable solutions oftenly arriving also from
the biological principles of living organisms. In this paper, a
memristive circuit exploiting the dynamics of oscillating networks
is utilized for the resolution of very popular and NP -complete
logic puzzles, like the well-known “Sudoku”. More specifically,
the proposed circuit design methodology allows for appropriate
usage of interconnections’ advantages in a oscillation network
and of memristor’s switching dynamics resulting to logic-solvable
puzzle-instances. The reduced complexity of the proposed circuit
and its increased scalability constitute its main advantage against
previous approaches and the broadly presented SPICE based sim-
ulations provide a clear proof of concept of the aforementioned
appealing characteristics.
Index Terms—Memristor Networks, Memristor Oscillators,
NP -Complete Logic Puzzles, Sudoku
I. INTRODUCTION
Conventional computers that are using CMOS technology
in von Neumann architecture, are still the most dominant in
today’s computing, even if their scaling rate is foreseen to be
soon saturated owing to the upcoming CMOS technology’s
physical limitations. Despite their efficiency in “conventional”
computations based on Boolean logic representation, they lack
of performance against problems with increased complexity,
which cannot be efficiently mapped to Boolean operations.
Although there are plenty of existing algorithms endeavouring
to solve this category of complex problems by utilising the
“conventional” computers, the scaling up of such problems is
exponentially increasing the required time and/or computation
resources to reach adequate solutions of these, namely Non-
deterministic Polynomial time (NP -Complete) problems.
A special sub-category of the aforementioned complex
problems are the logic puzzles, like the famous Japanese-
origin Su¯doku (数独) [1] called by the fusion of Japanese
characters for “number” (su¯) and “single” (doku). This specific
puzzle can be represented in various ways, like a constraint
satisfaction problem or graph-coloring problem, and, con-
sequently, different methods have been utilised towards its
proper solution. However, the scaling of those solutions is
mainly limited by the solving capabilities of the corresponding
algorithms.
Alongside to those algorithms, the highly parallel processing
capabilities of hardware accelerators, such Graphics Process-
ing Units (GPUs), have been exploited for further reduction
of the required solution time [2]. Moreover, and beyond
the software approaches, dedicated hardware has been also
appropriately designed to increase the speed of computations
against the widely used general purpose processors. Mostly,
FPGA based implementations have been introduced that can
effectively perform genetic and/or heuristic algorithms to solve
Sudoku puzzles [3], [4].
Beyond conventional computers, novel electronic hardware
approaches have been developed to provide scalable solution
to those complex NP -Complete problems. Opposing to their
conventional counterparts, those novel circuits and systems ex-
ploit the unprecedented characteristics of novel nano-devices,
like Memristors [5], so as the solution emerges in an intrinsic
manner from the dynamics of the designed approach. The
novel memristor nano-scale devices are two-terminal passive
circuit elements that can adapt their electrical conductance in
response to the applied voltage or current on their terminals
[5], [6]. Memristors can also retain their conductance value
as long as a voltage or current is not applied. The aforemen-
tioned novel characteristics for nano-device make memristor a
competitive candidate for innovative memory and computing
applications [5], [7], [8].
Unconventional computing circuits that exploit memristor’s
nonlinearity and adaptivity to solve complex problems have
been lately presented in literature [9], [10]. Maze solving,
shortest-path, bin packing, max-clique, graph-coloring, are just
some of the complex NP -complete problems that memristors
have been already utilized to provide a scalable solution,
taking advantage from the computational topology of mem-
ristor networks and Cellular Automata (CA) [8], [11]–[17].
Furthermore, memristor when combined with classic circuit
topologies, like RLC filters, to embody learning mechanisms
in such simple circuitries [18], has been successfully uti-
lized to oscillation-based maze solving [19]. The problem-
solving capabilities of the aforementioned oscillators with
memristors have been efficiently tested through bio-inspired
approaches that the behaviour and computational capabilities
of microorganisms, such as Physarum Polycephalum [20]–[22]
are modelled by the memristor-RLC systems [23].
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Fig. 1. Memristor-RC oscillator.
In this work, the complexity of memristor-RLC oscillating
circuits is reduced to simpler memristor-RC circuits that can
be easier integrated with less circuit elements and their oscil-
lating dynamics have been exploited in puzzle solving related
operations, namely Sudoku puzzle solving. Thus, a 3 × 3
Sudoku example representation and implementation are illus-
trated for reasons of readability and comprehensiveness, along
with different example configurations and their corresponding
solutions, produced by memristor-based oscillators. SPICE
based simulations of the presented Sudoku configurations
provide some insights referring to the appealing characteristics
of the proposed memristor-RC oscillating networks.
II. OSCILLATING MEMRISTOR-RC
Taking advantage of the memristor’s switching dynamics
and the charging-discharging effects of the RC circuit, the
behaviour of a simplistic memristor-RC oscillator is firstly
discussed. Illustrated in Fig. 1, the oscillator consists of a
memristor device in series with a RC that are constantly
excited by a DC source.
Aiming to preserve the circuit complexity of the oscillator in
low levels, the circuit is powered by a single polarity constant
voltage (VDD), instead of the complementary way where both
polarities are applied (±VDD) and more circuitry is required.
In other words, the switching operation of memristor devices
has to be performed under the same voltage polarity. There are
memristor devices, i.e. unipolar memristors, that both SET and
RESET processes of their memristor’s switching are triggered
by the same polarity of the applied voltage. As a result, the
proposed circuit has been designed with a unipolar Metal-
Insulator-Semiconductor (MIS) device, whose dynamics are
described in SPICE-compatible way by Redondo et al. [24].
The SET process of those devices is triggered by high am-
plitude applied voltage that effectively construct a Conductive
Filament (CF) inside the insulating layer, achieving the Low
Resistance State (LRS) of the devices. On the other hand,
after the CF’s construction, a lower amplitude voltage can
heat-up the CF and as a result of the Joule Heating, the
most thin/sensitive part of the CF is disrupted and the device
is driven back to the High Resistance State (HRS). In this
specific unipolar memristor model, the switching of the device
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Fig. 2. (a) Voltage at the Output of the node (VOUT ) and across memristor’s
terminals (VMEM ) over time. (b) Current (IMEM ) through the memristor
over time.
is attributed to the power dissipated on the device, where a
power threshold for both SET and RESET processes has to be
exceeded in order to trigger the correlated switching process.
In the view of the aforementioned, in the design of the
memristor-RC oscillator, the values of the resistor R and the
capacitor C have been chosen in an appropriate way that the
oscillator should not reach an equilibrium point where no
further memristor switching is performed. More specifically,
the resistance value of R defines the voltage at the Output
node (VOUT ) of the oscillator, governed by the voltage divider
between R and Memristor’s resistance M . In addition, the
capacitance of C controls efficiently the time required for the
voltage to reach the voltage divider value at VOUT . As a result,
when the memristance M is found in HRS, the most of the
DC source voltage is applied on the memristor, as a result of
the following design selection:
LRS < R HRS (1)
and, consequently, the CF of memristor is constructed and M
is driven to LRS. Therefore, in LRS, the voltage at VOUT is
increasing due to the voltage divider between R and memris-
tor’s LRS, and, consequently, C is charging. As long as VOUT
is increasing, the applied voltage across memristor’s terminals
is decreasing as presented in Fig. 2; however, it is enough to
heat-up the device and trigger its RESET process after some
time. Then, the capacitor is discharging and the whole process
of switching between HRS and LRS is iterated, generating
a continuous oscillation of voltage at the VOUT node.
III. SUDOKU REPRESENTATION AND SOLUTION RESULTS
Having identified the basic principles of the memristor-RC
oscillating network, we are going to employ the presented
dynamics for the solution of logic puzzles like Sudoku. More
specifically, Sudoku as a mind-bending puzzle is proven to be-
long to the hard-to-be-solved type of computational problems
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Fig. 3. Sudoku cell interconnections for solving of the famous 9×9 Sudoku
puzzle.
from Yato and Seta [25]. Its solution difficulty can be easily
derived from the fact that Sudoku has a strong positive impact
on adult’s brain and more specifically in memory performance
as Grabbe implies in [26].
As it has been provided by Delahaye [1], Sudoku is a square
grid puzzle that, typically, contains n2 cells - divided into n
rows and n columns – and is grouped into n smaller sub-grids
with n cells each. At the beginning, some of the cells are filled
with pre-defined numbers and the solver has to fill the rest
blank cells with any number of a given integer number set
K = {1, 2, ..., n}. Nevertheless, there are solution constraints
associated with the fact that the empty cells must be filled in
such a way that the appearance of the same number in the
any row, column or sub-grid is prohibited. As a result, well-
conceived Sudoku puzzle must have one and only solution [1].
The progenitor of Sudoku is the Latin square - a square matrix
of n2 cells - filled with n symbols in such way the appearance
of the same symbol in any row or column is prohibited. That
leads to the use of each of the n symbols exactly n times in the
square matrix. The classic version of Sudoku is a Latin square
with dimensions 9×9 with the only difference being that each
sub-grid must contain all the numbers from 1 through 9.
In order to map the Sudoku puzzle to an electronic circuitry
that will automatically propose a solution, the memristor-RC
oscillator is used as a Sudoku cell (N ) and a grid of n × n
properly interconnected memristive-RC oscillators constitutes
the whole n × n Sudoku puzzle (Ni,j , for i, j = 1, ..., n).
The oscillators are connected through coupling capacitors in a
way that only the Sudoku cells, which are unable to have the
same number, are connected directly. Hence, one oscillator’s
VOUT is directly connected through {Ci,j |i, j = 1, ..., n & i 6=
j} with every other oscillator of its row, column and sub-
group. An abstract representation of the proposed system for
the classic 9× 9 Sudoku puzzle is shown in Fig. 3.
Moreover, when the output voltage VOUT of an oscillator
Ni,j is increasing, results to the increase at the VOUT of a
directly connected oscillator Nk,l. Subsequently, the voltage
across the memristor of the latter oscillator Nk,l is reduced
so the switching of memristor’s state is delayed, delaying
also the operation of Nk,l. Utilising this delay, the proposed
system is able to separate the directly connected oscillators,
meaning that the nondirectly connected oscillators are slowly
synchronised. As a result, the solution of the Sudoku puzzle is
emerging through the timing separation of the oscillators, such
as the cells with the same number of set K will be oscillating
together.
For the definition of the starting predefined numbers of
a Sudoku example, the initial condition of capacitor Ci of
the corresponding oscillators is selected properly. By defining
appropriate but different initial conditions for the capacitors,
the initial voltage across the memristor of the corresponding
oscillator is different, so that the memristor’s switching time
will be initially differentiated.
Figs. 4(b, c) illustrate different examples of 3 × 3 Su-
doku puzzles that are replicated and solved by the proposed
memristive network circuitry shown in Fig. 4(a) with both
presented cases having two predefined numbers illustrated but
with varying positions across the puzzle. At the left of each
subfigure the initial 3×3 Sudoku example puzzle is presented
and on the right side, the corresponding and unique possible
solution is provided. During the mapping of these examples
to the proposed circuit, the VOUT of all the nodes of these
initial configurations of 3×3 Sudoku puzzles are represented in
Figs. 4(d, e), respectively. For further clarification, Figs. 4(f, h)
depict the initialization of the proposed system following the
left Figs. 4(b, c), accordingly, where two nodes are initialised
to different voltage values across their internal capacitors,
representing the fixed numbers “1” and “3” of these examples
placed in different positions. At the end of the simulations, the
switching time of each oscillation has been adapted according
to its connections. Figs. 4(g, i) focus on the beginning of
the last increase of all oscillators, where the differentiation
of switching time between the oscillators is evident. In both
cases, the oscillators can be grouped into 3 discrete groups of
3 nodes, respectively, by their switching time from left to right
in order to represent the 3 different numbers K = {1, 2, 3}
required by the presented Sudoku examples. It should be also
mentioned that for sake of simplicity, the colours of the lines
in Figs. 4(d-i) follow the exact color coding of the cells in
Figs. 4(a, b, c).
Focusing on the presented simulation results, one can notice
that for varying initial conditions as shown in Figs. 4(f, h),
the oscillator’s rising time has been separated in a different
way in Figs. 4(g, i), reaching each time the different solution
that is arithmetically presented in the corresponding Sudoku
configuration Figs. 4(b, c).
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Fig. 4. (a) 3 × 3 memristor-RC oscillating network circuit for the representation of a 3 × 3 Sudoku puzzle, (b, c) Color-coded 3 × 3 Sudoku puzzle in
two different configurations and their corresponding arithmetic solutions. (d, e) Output node voltage VOUT of Ni,j for i, j = 1, 2, 3, representing the above
different Sudoku configurations resulting to an appropriate solution. Zoom in (f, h) initialisation time and (g, i) last oscillation of the above Sudoku examples
for the selected time. The lines in every plot follow the same color-coding as (a, b, c).
IV. DISCUSSION
The presented example provides a proof of concept for the
proper functioning of the proposed Sudoku solving circuit.
This specific example memristive circuitry of 3 × 3 Sudoku
corresponding puzzles lacks the sub-group connections due
to its small size; however, it has been selected for read-
ability reasons as the illustration of large Sudoku results, as
can be easily considered through the presented figures was
found limited. Nevertheless, scaling-up the proposed circuit
methodology and by designing a re-programmable array of
interconnections between nodes will open a wide spectrum of
potential applications in the area of computational problem
solving and especially, in the area of logic puzzles solving.
The solution is generated intrinsically from the dynamics of
the designed system, which is also appropriate for large scale
integration, so a future generic logic puzzle problem solver can
be foreseen and designed taking into account the numerous
variations of existing puzzles, like Sudoku. As presented by
the simulation results, the initial conditions of the oscillators
are essential for the convergence of the system to a solution.
A further exploration of the system’s behavior in the initial
conditions domain is more than reasonable to reach a deeper
understanding of its capabilities and enable, if possible, an
automated selection of the initial states according to the
requested application.
V. CONCLUSIONS
In this paper, a memristor-based oscillator has been utilised
to address the resolution of Sudoku puzzles. Despite the high
complexity of such a task, the presented circuit is able to
intrinsically come to a solution, without the use of complicated
algorithmic methods. Moreover, the designed circuit comprises
only of nano-scale integration compatible electronics elements,
as it utilises memristor’s nonlinear dynamics along with a
classic RC circuit for the generation of oscillations. As a proof
of concept, in this work, an example of 3× 3 Sudoku puzzle
is solved for two different configurations, only by changing
the oscillator’s initial conditions.
Fig. 4. (a) 3 × 3 memristor-RC oscillating network circuit for the representation of a 3 × 3 Sudoku puzzle, (b, c) Color-coded 3 × 3 Sudoku puzzle in
two different configurations and their corresponding arithmetic solutions. (d, e) Output node voltage VOUT of Ni,j for i, j = 1, 2, 3, representing the above
different Sudoku configurations resulting to an appropriate solution. Zoom in (f, h) initialisation time and (g, i) last oscillation of the above Sudoku examples
for the selected time. The lines in every plot follow the same color-coding as (a, b, c).
IV. DISCUSSION
The presented exa ple provides a proof of concept for the
proper functioning of the proposed Sudoku solving circuit.
This specific exa ple e ristive circuitry of 3 3 Sudoku
corresponding puzzles lacks the sub-group connections due
to its s all size; however, it has been selected for read-
ability reasons as the illustration of large Sudoku results, as
can be easily considered through the presented figures was
found li ited. Nevertheless, scaling-up the proposed circuit
ethodology and by designing a re-progra able array of
interconnections between nodes will open a wide spectru of
potential applications in the area of co putational proble
solving and especially, in the area of logic puzzles solving.
The solution is generated intrinsically fro the dyna ics of
the designed syste , which is also appropriate for large scale
integration, so a future generic logic puzzle proble solver can
be foreseen and designed taking into account the nu erous
variations of existing puzzles, like Sudoku. As presented by
the simulation results, the initial conditions of the oscillators
are essential for the convergence of the system to a solution.
A further exploration of the system’s behavior in the initial
conditions domain is more than reasonable to reach a deeper
understanding of its capabilities and enable, if possible, an
automated selection of the initial states according to the
requested application.
V. CONCLUSIONS
In this paper, a e ristor-based oscillator has been utilised
to address the resolution of Sudoku puzzles. Despite the high
co plexity of such a task, the presented circuit is able to
intrinsically co e to a solution, without the use of co plicated
algorith ic ethods. oreover, the designed circuit co prises
only of nano-scale integration co patible electronics ele ents,
as it utilises e ristor’s nonlinear dyna ics along with a
classic C circuit for the generation of oscillations. As a proof
of concept, in this work, an exa ple of 3 3 Sudoku puzzle
is solved for two different configurations, only by changing
the oscillator’s initial conditions.
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